

02/28/00

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
REQUEST FOR FILING APPLICATION UNDER 37 CFR 53(b)
WITHOUT FILING FEE OR EXECUTED INVENTOR'S DECLARATION**

Assistant Commissioner for Patents
Washington, DC 20231

Atty. Dkt. 2380-57
Date: February 28, 2000

Sir:

This is a request for filing a new PATENT APPLICATION under Rule 53(b) entitled:
INTERCONNECTION LINK REDUNDANCY IN A MODULAR SWITCH NODE

without a filing fee and/or without an executed inventor's oath/declaration.

This application is made by the below identified inventor(s). Attached hereto are the following papers:

An abstract together with
22 pages of specification and claims including
25 numbered claims and also attached is/are
5 sheets of accompanying drawings.
 This application is based on the following prior foreign application(s):

jc564 U.S. PTO
09/51414
02/28/00

Application No.	Country	Filing Date
-----------------	---------	-------------

respectively, the entire content of which is hereby incorporated by reference in this application, and priority is hereby claimed therefrom.

This application is based on the following prior provisional application(s):

Application No.	Filing Date
-----------------	-------------

respectively, the entire content of which is hereby incorporated by reference in this application, and priority is hereby claimed therefrom.

Certified copy/ies of foreign applications attached.
 This application is a continuation/ division/ continuation-in-part of application Serial No. , filed .
 Please amend the specification by inserting before the first line: --This application is a continuation/ division/ continuation-in-part of application Serial No. , filed , the entire content of which is hereby incorporated by reference in this application.--
 Please amend the specification by inserting before the first line: --This is a continuation of PCT application No. , filed , the entire content of which is hereby incorporated by reference in this application.--
 Please amend the specification by inserting before the first line: --This application claims the benefit of U.S. Provisional Application No. , filed , the entire content of which is hereby incorporated by reference in this application.--
 Preliminary amendment to claims (attached hereto), to be entered before calculation of the fee.
 Also attached.

1.	Inventor: Peter (first)	C. MI	LUND (last)	Swedish (citizenship)
Residence: (city)	Skärholmen	(state/country)	Sweden	
Post Office Address:	Eksätravägen 218, Skärholmen, Sweden			
(incl zip code)	SE-127 61			
2.	Inventor: Per (first)	E. MI	SYDHOFF (last)	Swedish (citizenship)
Residence: (city)	Hagersten	(state/country)	Sweden	
Post Office Address:	Backvinden 122, Hagersten, Sweden			
(incl zip code)	SE-129 42			

NOTE: FOR ADDITIONAL INVENTORS, check box and attach sheet with same information.
Address all future communications to NIXON & VANDERHYE P.C., 1100 North Glebe Road, 8th Floor, Arlington, Virginia 22201.


1100 N. Glebe Road, 8th Floor

Arlington, Virginia 22201

Telephone: (703) 816-4000

Faxsimile: (703) 816-4100

NIXON & VANDERHYE P.C.
By Atty.: J. Scott Davidson, Reg. No. 33,489

Signature: 

JSD:twg

Nixon & Vanderhye P.C.
Atty. Dkt. 2380-57

3. Inventor: Bo J. KARLANDER Swedish
 (first) MI (last) (citizenship)
 Residence: (city) Sollentuna (state/country) Sweden
 Post Office Address: Idunvägen 5, Sollentuna, Sweden
 (incl zip code) SE-191 43

4. Inventor: Kenneth BROWALL Swedish
 (first) MI (last) (citizenship)
 Residence: (city) Runnaro (state/country) Sweden
 Post Office Address: Box 51, Runnaro, Sweden
 (incl zip code) SE-130-38

5. Inventor: Hans A. BERGHAGER Swedish
 (first) MI (last) (citizenship)
 Residence: (city) Alvsjö (state/country) Sweden
 Post Office Address: Slänbärtsgatan 23, Alvsjö, Sweden
 (incl zip code) SE-125 56

NOTE: FOR ADDITIONAL INVENTORS, check box and attach sheet with same information.
Address all further communications to NIXON & VANDERHYE P.C., 1100 North Glebe Road, 8th Floor, Arlington,
Virginia 22201.

Oligo(dT) priming of cDNA

Our Ref.: 2380-57
P09513US1

U.S. PATENT APPLICATION

Inventor(s): Peter C. B. LUNDH
Per E. SYDHOFF
Bo J. KARLANDER
Kenneth BROWALL
Hans A. BERGHAGER

Invention: INTERCONNECTION LINK REDUNDANCY IN A
MODULAR SWITCH NODE

0082200 "4444444560

NIXON & VANDERHYE P.C.
ATTORNEYS AT LAW
1100 NORTH GLEBE ROAD
8TH FLOOR
ARLINGTON, VIRGINIA 22201-4714
(703) 816-4000
Facsimile (703) 816-4100

SPECIFICATION

INTERCONNECTION LINK REDUNDANCY
IN A MODULAR SWITCH NODE

FIELD OF THE INVENTION

This invention relates to ATM switches, and more
5 particularly to interconnection link redundancy within an ATM
node.

BACKGROUND AND SUMMARY OF THE INVENTION

ATM based telecommunications networks are arranged with
a number of ATM switch nodes communicating with one another.

10 A design and structure of switch nodes are well known and may
take a variety of different forms. As the switch nodes become
increasingly large in terms of their capacity to handle data, the
physical structure for the node may (and likely will) exceed one
physical switch module of boards (for example, one rack). Thus,
15 for many telecommunication nodes, the physical infrastructure for
the node is often based on several physical switch modules, each
containing a number of boards. The modules communicate with
one another via internal links such that the entire system of
modules acts as a single cohesive node unit. The reliability of the
20 interconnection links between the several modules in such a large
node is crucial. If any link fails between the number of modules,
the entire operation of the node is jeopardized. Accordingly,
physical redundancy in the interconnection links between modules
within a node is preferable.

A number of methods for link redundancy are present on the market that require the applications running at the node to closely participate in any changeover process from a first link to a redundant second one. Thus, as shown in Figure 2, switch node is

5 viewed as a number of layers ranging from, in the example of Figure 2, power distribution in the bottom layer 28 up to network layer routing and/or connection termination functions with application processing in the upper layer 20. The problem commonly associated with the prior art is that the upper layers (20)

10 that run an application are involved in a changeover process from one interconnection link to another (at layer 22). Redundancy operations at layer 22 should occur independently, as much as possible, of the operations of the application in layer 20. If possible, redundancy changeovers at layer 22 should have no or

15 very small interaction with other layers in Figure 2.

The present invention isolates the interconnection link redundancy layer by means of specific methods for re-routing of traffic flows, either packets or cells, from a failed first interconnection link to another redundant such link between

20 interconnected switch modules, without any involvement of functions in the higher layer. When a connection is set up, a state condition is determined as to “which one within a pair of switch module interconnection links is the primary link over which the packet flow on the connection shall be routed. A corresponding

25 routing tag is then attached to each packet on the node-internal connection. If the state of the selected interconnection links changes to a non-operational state, the packet routing will be

changed by means of changing the translation of the routing tag within the interconnection link layer so that the packets will be forwarded via the secondary link.”

With the present invention, interconnection link redundancy
5 is obtained with minimal interaction to the application layer.

These, as well as other objects and advantages of this invention, will be more completely understood and appreciated by careful study of the following more detailed description of a presently preferred exemplary embodiment of the invention taken
10 in conjunction with the accompanying drawings, of which:

BRIEF DESCRIPTION OF THE DRAWINGS

FIGURE 1 is a schematic diagram of an example of a telecommunications network;

15 FIGURE 2 is a schematic representation of a switch node redundancy layering;

FIGURE 3 is a schematic diagram of a switch node in accordance with an example embodiment of the present invention;

FIGURES 4, 4A, and 5 are example embodiments of switch modules in accordance with the present invention; and

20 FIGURE 6 is a schematic diagram of various switch modules in accordance with another example embodiment of the present invention.

**DETAILED DESCRIPTION OF THE PRESENTLY
PREFERRED EMBODIMENT**

Figure 1 illustrates an example embodiment of the telecommunications system, within which the present invention

5 may be employed. Telecommunications system 10 includes a number of switch nodes A-E communicating with each other through various communication paths. Switch nodes A, B, D, and E provide access points for external devices and networks, such as LAN hub 16, PBX 18, Internet 12, host 20, wireless

10 telecommunications network 14, etc. Of course, many other types of external devices and networks may be associated with the network as a whole by simply adding additional switch nodes or by linking them to one of the pre-existing switch nodes. The present invention is not meant to be limited to the embodiment of

15 Figure 1, but such embodiment is shown to provide an example application in which the present invention may be embodied.

The present invention could be employed in any one of the switch nodes A-E of Figure 1. As switch node A, for example, increases in size (meaning that its capacity to handle data from

20 LAN hub 16, PBX 18, or new external devices increases), the physical structure of switch node A will begin to exceed the practical capacity of a physical rack. In such a case, the switch node A is typically divided into two modules communicating with each other. Together, the two modules then comprise the switch node A. Further division can also be envisioned (and frequently

25 occurs) such that one switch node may comprise a number of

switch modules communicating one with the others via internal switch node links.

Figure 3 illustrates an example embodiment of such a two module system. There, switch node 30 includes switch module 31 and switch module 32. Switch module 31 includes a certain number of device boards (DEV1, DEV2... DEVn) 35 communicating with a switch core 36. The device boards are for application processing and/or node external interfaces. On the other end of the switch core 36 is a link termination board (LTa1) 37 communicating with Link A 33. Link 33 is a switch module interconnection link in accordance with the present invention. Since switch module 31 and switch module 32 must communicate with each other in order to coherently form together the switch node, it is imperative that link 33 be secure. For that reason, a second link 34 (link R) is provided between switch module 31 and switch module 32 to guarantee operation in the event Link 33 fails. To service Link 34, link termination board 38 is included within switch module 31 to communicate with switch core 36.

In the same way, switch module 32 includes link termination board 39, redundant link termination board 40, switch core 41, and a number of device boards DEV1, DEV2...DEVn 42.

Note that although the present embodiment described in Figure 3 shows a one-plus-one system, that is a system in which one redundant link 34 is provided for each link 33, the present invention could also be employed in a link redundancy system

0008285600 4444-000000000000

using a n-plus-one or n-plus-m principle, meaning that one or a set of common redundant links is used to service a number of links.

Further, the present invention is sometimes described herein will reference to "cell" processing, but the invention applies

5 equally well to data packets of variable lengths and to any other data unit switched by the switch core provided the node-internal routing of the data unit over the interconnection links is controlled by a routing tag which can be modified as described.

Each switch module 31 and 32 can be viewed in terms of its
10 layering, as shown in Figure 2. In the example embodiment of Figure 2, the lowest layer of switch module 31 is power distribution 28. Moving up from the power distribution layer 28, one would find, in order, clock functions 26, ATM switch planes 24, interconnection links 22, and network layer routing and
15 termination devices 20. Ideally, each of the layers 20-28 includes its own redundancy which is as independent as possible from other layers. Thus, as shown in Figure 2, power distribution layer 28 is redundancy terminated (e.g., via diodes), if possible with supervision. Redundancy operations for layer 28 will detect a
20 faulty timer unit or clock reference and will change the unit or reference source when needed. For layer 24, the redundancy operation detects a faulty switch plane and redirects devices to another plane. Thus, one can see in Figure 3, a number of switch planes for switch core 36 with the switch planes being redundant
25 to each other for secure operation of layer 24. At layer 22, the redundancy termination of the interconnection links is as described in the present invention herein. Specifically, layer 22

redundancy operates to detect a faulty link and re-direct devices to another link. As described above, ideally the network layer routing and termination devices redundancy terminations should be independent of the layers 22-28, to the greatest extent possible.

5 Ideally, each layer should be as orthogonal as possible to all others. As an example, if power distribution to a module is fed via the switch boards that also interconnect exchange terminals, then a redundancy termination relationship exists that must be handled properly in the system.

10 The present invention focuses primarily on the interconnection link redundancy at layer 22. When link faults are discovered using traditional STM/SDH level alarms LOS, AIS, RAI, etc., the present invention re-routes data flow between the switch modules via the alternative physical connection link.

15 Routine testing running in the background over the links 33 and 34 can also be used in addition to the traditional STM/SDH level alarms to discover all link faults, although such routine testing will result in a longer fault period before discovery than the traditional STM/SDH level alarms.

20 Referring now to Figures 4 and 5, the routing system in accordance with an example embodiment of the present invention is described. In Figure 4, the ingress of data packets onto links 33 and 34 are described. In Figure 5, the egress of data packets from links 33 and 34 is described.

25 In Figure 4, a switch module, such as switch module 31 (Figure 3) is shown composed of device boards 35 communicating

with switch core 36 to link terminations 37 and 38. When a connection is set up, the connection is configured as normal on the device boards 35 using, for example, data packet routing tag “a” when Link A 33 is intended for use (in normal circumstances).

- 5 The connection is configured on both of the link terminations 37 and 38 with the same switch segment VCI and the same link segment VPI/VCI. The link terminations 37 and 38 include Switch Port Interface Modules (SPIM) communicating with the switch core 36. Also, ATM layer modules ALM communicate
- 10 with line termination modules LTM, which provide data packets streams to the respective links 33 and 34.

The switch port interface modules SPIM of the link termination boards 37 and 38 are informed of all changes in the current link 33 or 34 being used. That is, in normal operation, link

- 15 A33 may be the current link of choice, such that both SPIMs of link termination 37 and link termination 38 know that all data packets will run between switch modules 31 and 32 via link 33. When link 33 fails, the dual link state is changed to define the other link 34 as the active link and the SPIMs of the link
- 20 terminations 37 and 38 and of the device boards 35 are informed of the state change.

Thus, when the data packets with data packets routing tag “a” is sent through switch core 36 by device 35, it is translated by ingress SPIM to either the a1 position shown in Figure 4 or the a2 position shown in Figure 4, depending on the dual link state information known by the SPIMs. Thus, in normal operation, data packets routing tag “a” is sent through switch core 36 to link

00000000000000000000000000000000

termination 37 and/or 38. Note that the SPIM can operate in alternating embodiments: first, where tag “a” is used to send data packets to both link terminations 37 and 38 (multi-cast mode) or to only the active termination 37 or 38 (uni-cast mode). The
5 advantage of the latter embodiment is: by only sending the data packets to the first link A and not to the second link B, the switch core does not need to support multi-cast. The support of multi-cast functions in a switch core is in some cases difficult and puts higher requirements on the capacity of the switch since data
10 packets are duplicated. In most cases the most appropriate position of a routing tag translation table to perform the routing tag addition/translation described above is at the ingress to the switch, i.e., at the “a” close to 35. The content of the routing tag translation table at “a” will be changed to redirect the data packets
15 to link B at the detection of a fault in link A. Up until that time no data packets are sent to the link B port, i.e., the SPIM in 38.

In the multi-cast mode, SPIM of link termination board 38 receives and blocks further progress of the data packet, while SPIM of link termination board 37 provides the data packet to the
20 ATM layer module ALM (for ultimate application to link 33). When link 33 fails, link 34 becomes the active communication link between switch module 31 and 32, such that SPIM 37 no longer applies the data packets from devices 35 to the point a1, while SPIM of link termination board 38 provides the data packets
25 to point a2.

In Figure 4A, the switch module is similar to that of Figure 4 except that the “a” tag routing functions are located in the switch

core 36' rather than on devices 35. Otherwise elements identified by a “prime” are similarly operating in Figure 4A as described with respect to their counterpart numbers in Figure 4. In other words, Figures 4 and 4A illustrate that the routing tag translation function can be in the SPIMs or in the switch core.

In Figure 4A, and with the switch operating in uni-cast mode, the following applies: when the dual link state is changed the routing tag translation functions in the switch core are informed so that they can change the tag translation from the devices as required.

When operating in the multi-cast mode the “a” function will continuously duplicate the data packets to both the “a1” and the “a2” destinations and the SPIMs on exchange 37' and 38' will either transmit or discard the data packets depending on the active or stand-by state of the links A33' and B34'.

Thus, the devices 35' send data packets with tag “a” and the SPIMs of the link termination boards (in the uni-cast mode) or the “a” re-direction function of the switch core (in the uni-cast mode) determine which of the link A33' or B34' that is used. In either multi-cast or uni-cast mode, to the devices 35', the dual linking operation is essentially invisible.

The reconfiguration can cause a loss of data packets which have been previously queued on the link termination board handling the faulty link. It is necessary to ensure that the transmission of data packets via the faulty link has definitely

ceased before transmission is switched over to the other link, in order to guarantee the data packet sequence order.

In an alternative embodiment, it is possible to use both the first link 33 and the second link 34 by using two different routing tag values with different translations, as long as both links are operational. That is, both of the links 33 and 34 can be operational in a normal mode until a link fault occurs, at which time only one link becomes operational. It is also contemplated in the present invention to implement two independent internal links 10 on the same link termination board (for example 37) by providing the internal links with different data packet routing tags.

Figures 4 and 4A illustrate the path of data packets from the devices 35 onto the links 33 and/or 34. Figure 5 illustrates the flow of data packets from the links 33 and/or 34 to a device 35.

15 Since each connection is configured on both of the link termination boards 37 and 38, data packets arriving from links 33 and/or 34 will automatically be forwarded to the destination device 35 from whichever link they are received. There is thus no need to inform the link termination boards 37 or 38 about the dual 20 link state since the arriving data packets from the links 33 and 34 will be destined for the appropriate device 35 regardless of the link from which they are received. Thus, no specific action is needed after a link fault in order to accommodate data packets being received from the active link into the devices 35.

25 Of course, a switchover procedure from a first link to a second link must ensure that data packets in the ingress queue

from the first link are forwarded to the destination device before data packets on the same user connections arrive via the second link.

In accordance with the preferred embodiment of the present
5 invention, both directions of data packet flow are relocated to another link when a fault is detected in one link, even if the fault is only in one direction. The invention is not limited to that preferred embodiment.

Once a faulty link is repaired, traffic can be reverted back to
10 the repaired link, again leaving the other link available as a backup. Alternatively, the set of interconnection links can be considered as a pool of links in which the identity of the active link carrying traffic is of no importance. In other words, once a switch occurs from use of a first link to use of a second link,
15 traffic need not revert back to the first link until (and if) there is a subsequent failure in the second link.

Various protocols are contemplated for when the
changeover should occur following fault detection. It could be a requirement to state a maximum time to changeover on a fault,
20 regardless of the type of fault.

Figure 6 illustrates another aspect of an example embodiment of the present invention. There, switch modules 62, 63, 64, and 65 are shown comprising a switch node between user 60 and user 61. In accordance with the example embodiment of
25 Figure 6, ATM switching is provided at the end-points, where users 60 and 61 are located. That is, switch module 62 and 65

00000000000000000000000000000000

provide ATM switching. Between switch module 62 and 65, space switching is provided.

While the invention has been described in connection with what is presently considered to be the most practical and preferred embodiment, it is to be understood that the invention is not to be limited to the disclosed embodiment, but on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.

00028200-144444-0000000000

WHAT IS CLAIMED IS:

- 1 1. A method of interlinking first and second switch
2 modules in a common switch node, comprising the steps of:
3 providing first and second redundant links between said first
4 and second switch modules;
5 receiving a data packet with a destination address;
6 over-writing said destination address with a routing tag
7 identifying only an active one of the first and second links; and
8 outputting the data packet only to said active one of said
9 first and second links identified by the routing tag.

- 1 2. A method according to claim 1, further including the step
2 of simultaneously receiving at first and second link terminals in
3 said first switch module the data packet having the routing tag.

- 1 3. A method according to claim 1, further including the
2 steps of:
3 passing the data packet through a switch core and
4 therein performing the overwriting step.

- 1 4. A method according to claim 1, further including the
2 steps of:
3 detecting a fault condition in the active one of said first and
4 second links; and thereafter
5 the over-writing step overwrites said destination address
6 with the routing tag identifying the other of said first and second
7 links.

卷之三

1 5. A module in a switch node operatively linked with a
2 second module in the same switch node, comprising:
3 first and second redundant links connecting the first module
4 to the second module; and
5 a routing tagger to receive a stream of data packets destined
6 for the second module and to apply a node-internal routing tag to
7 the data packets in the stream to direct the stream to only one of
8 the first and second redundant links.

1 6. A module according to claim 5, further including:
2 a set of device boards outputting the data packets with
3 standard addresses;
4 a switch core in communication with the set of device
5 boards to receive the data packets and overwrite the standard
6 addresses with the node-internal routing tags;
7 first and second redundant link terminals in communication
8 with the switch core;
9 the first link coupled to the first link terminal and to the
10 second module, said first link associated with a first unique one of
11 the routing tags; and
12 the second link coupled to the second link terminal and to
13 the second module, said second link associated with a second
14 unique one of the routing tags.

1 7. A module according to claim 6, wherein:
2 at least one of said first and/or second link terminals receive
3 the data packets;

4 the first link terminal passes the data packets to the first link
5 if the switch core overwrites the standard address with the first
6 unique one of the routing tags; and
7 the second link terminal passes the data packets to the
8 second link if the switch core overwrites the standard address with
9 the second unique one of the routing tags.

1 8. A module as in claim 7, wherein both the first and
2 second link terminals receive said data packets, and one of the first
3 and second link terminals blocks the passage of said data packets
4 to a corresponding one of the first and second links.

1 9. A module as in claim 7, wherein both the first and
2 second link terminals receive said data packets, and one of the first
3 and second link terminals also blocks the passage of said data
4 packets to a corresponding one of the first and second links until
5 the overwrite changes from a current one of the first and second
6 routing tags to the other of the first and second routing tags.

1 10. A module according to claim 7, wherein:
2 said set of device boards create said data packets without
3 regard to the redundancy of the first and second links.

1 11. A module according to claim 7, wherein:
2 said switch core overwrites the standard addresses with the
3 first unique one of said routing tags under a first operational
4 condition, and

5 said switch core overwrites the standard addresses with the
6 second unique one of said routing tags under a second operational
7 condition different from said first operational condition.

1 12. A module according to claim 11, wherein the first
2 operational condition identifies a detected normal condition in the
3 first link and the second operational condition identifies a detected
4 fault condition in the first link.

1 13. A switch node, comprising:
2 first and second switch modules operatively linked to each
3 other, each module having:
4 a set of device boards outputting data packets having
5 standard routing tags;
6 a switch core in communication with the set of device
7 boards to receive the data packets and overwrite the standard
8 routing tags with modified routing tags;
9 first and second redundant link terminals in communication
10 with the switch core;
11 a first link coupled to the first link terminal and to the other
12 of said modules, said first link associated with a first unique one of
13 said modified routing tags; and
14 a second link, redundant to the first link, coupled to the
15 second link terminal and to the other of said modules, said second
16 link associated with a second unique modified routing tag,
17 wherein:
18 at least one of said first and second link terminals receive
19 said data packets, and wherein:

00000000000000000000000000000000

20 said first link terminal passes said data packets to the first
21 link when the switch core overwrites said standard routing tag
22 with said first unique one of said modified routing tags, and
23 said second link terminal passes said data packets to the
24 second link when the switch core overwrites said standard routing
25 tag with said second unique one of said modified routing tag.

1 14. A switch node according to claim 13, further including:
2 a third module between said first and second modules,
3 comprising a space switching module.

1 15. A switch node according to claim 13, further including:
2 a plurality of modules between said first and second
3 modules, each comprising a space switching module.

1 16. A set of ATM switch modules in an ATM switch node,
2 each comprising:
3 a power distribution layer;
4 a clock functions layer in communication with the power
5 distribution layer;
6 ATM switch planes in communication with the clock
7 functions layer;
8 an interconnection links layer connecting to another
9 interconnection links layer of another of said set of ATM switch
10 modules via at least first and second redundant links, said
11 interconnection links layer detecting faults in said links and
12 redirecting communication to one of said first and second links
13 whenever faults are detected in the other of said links; and

00082820-1111-4444-5550

14 an applications layer in communication with the
15 interconnections links and providing data packets to said
16 interconnection links layer, said applications layer operating
17 independently of said detecting and re-directing aspects of said
18 interconnection links layer.

1 17. A switch node comprising:
2 a first switch module operatively communicating with a
3 second switch module through a set of links;
4 said set of links including a first set of links actively
5 carrying data packets between the first and second modules and at
6 least one extra link that remains idle until a failure is detected in
7 any one of the first set of links, whereupon the extra link takes the
8 place of the failed link in carrying assigned ones of said data
9 packets.

1 18. A switch node according to claim 17, including:
2 multiple extra links, each available to take the place of any
3 failed ones of the first set of links in carrying assigned ones of the
4 data packets.

1 19. A switch node according to claim 17, further including:
2 internal routing taggers to tag the data packets to particular
3 ones of the first set of links until any one of the first set of links
4 fails whereupon said taggers instead tag the data packets otherwise
5 destined for the failed link to the extra link.

050444-02800

1 20. A switch node comprising:
2 a number N of first links and a number M of second links,
3 all connecting first and second switch modules, each switch
4 module including:
5 a fault detector to determine N number of currently operable
6 ones of said N&M first and second links;
7 a switch core communicating between at least one device
8 circuit and the first and second links to route data packets from the
9 device circuits to at least the N number of currently operable first
10 and second links; and
11 a device-side switch port interface between the device
12 circuit and the switch core to add internal routing tags to the data
13 packets identifying only the N number of currently operable first
14 and second links; and
15 a link-side switch port interface between the switch core and
16 the links to read the internal routing tags and route the data
17 packets to the N number of currently operable first and second
18 links.

1 21. A switch node according to claim 20, wherein:
2 N is one and M is one.

1 22. A switch node according to claim 20, wherein:
2 N is at least two and M is one.

1 23. A switch node according to claim 20, wherein:
2 N is at least two and M is at least two.

0002028844560

1 24. A switch node according to claim 20, further including:

2 N+M number of link exchanges coupled between the
3 switch core and corresponding ones of the first and second
4 links; and wherein:

5 the link-side switch port interface includes N+M link-
6 side switch port interfaces, one per link exchange.

1 25. A switch node according to claim 20, wherein:

2 each switch module includes device circuits, and

3 the device-side switch port interface includes multiple
4 device-side switch port interfaces, one per device circuit.

ABSTRACT OF THE DISCLOSURE

The present invention provides interconnection links between modules in a switch node. A redundant physical link couples the modules and a dual state data packet routing tag is used to identify which link is active. A standard tag received from an application device is converted to the dual state data packet routing tag, after the data leaves the application device so the interconnection link routing is essentially invisible to the application layer.

095144444 - 022800




FIGURE 1

000280011144022560

20	<i>Device board and Traffic ATM address routing redundancy termination</i>	Network layer routing and termination devices redundancy termination should be independent of the below layers if possible
22	<i>Interconnection links redundancy termination</i>	Detects faulty link and redirects Devices to other link
24	<i>ATM Switch planes redundancy termination</i>	Detects faulty plane and redirects Devices to other plane
26	<i>Clock functions redundancy termination</i>	Detects faulty TU or Clock reference and changes unit or reference source
28	<i>Power distribution redundancy termination</i>	Redundancy terminated via diodes and if possible with supervision

FIGURE 2




FIGURE 3

008220" 111111111111




FIGURE 4A




FIGURE 4




FIGURE 5

